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Abstract—This paper presents a new analytical propagation
delay model for deep submicron CMOS inverters. The model
is inspired by the key observation that the inverter delay is a
complicated function of several process parameters as well as
load capacitance. These relationships are considered by fitting
functions for each parameter derived from the Curve Fitting
Toolbox in Matlab. Compared to SPICE simulations based on
the BSIM4 transistor model, the analytical delay model shows
very good accuracy with an average error less than 2% over a
wide range of process parameters and output loads. Hence, the
proposed model can be efficiently used for different technology
nodes as well as statistical gate delay characterisation.
Index Terms—CMOS inverter, process parameters, gate-delay,
curve fitting
I. INTRODUCTION
In CMOS digital design accurate timing characterisation of
logic gates and digital circuits is essential. For static timing
analysis (STA) it is common practice that two dimensional
lookup-tables are used for describing the delay of cells
dependent from slope and load capacitance. Building such
tables however is computationally quite expensive as lots of
SPICE simulations are necessary. Therefore the development
of accurate analytical timing models has been the subject
of much research in the past. As the CMOS inverter is an
essential element in digital IC design analytical inverter delay
models are of particular interest. Early models are based on
the Shockley model for MOSFETs [1], [2] which turn to be
inaccurate in 90nm technologies and beyond. Later on Sakurai
and Newton proposed an empirical compact MOSFET model
known as Alpha-Power Law Model [4], [5] which considers
velocity saturation through parameter α (between 1 and 2).
In the past several analytical delay formulas partly based on
the Alpha-Power Low Model were introduced in [6], [8],
[9] but there is still a lack in precise delay estimation. This
is due to the complicated dependence of load capacitance,
input slope, I/O coupling capacitance, short circuit current,
velocity saturation, channel length modulation and drain-
induced barrier lowering (DIBL) on delay. In [7] the most
promising approach for an analytical inverter delay model is
presented which takes into account all mentioned physical
effects. However for the drain current empirical parameters
Klin and Ksat are used. So the influence of process parameters
like oxide thickness tox or electron mobility µ on Klin and
Ksat is hidden. Furthermore process parameters tend to vary
(see Table I) within one technology node, so Klin and Ksat
cannot be treated as constants. This will lead to misleading
results.
Year L(nm) tox(nm) Vth(V )
2001 180 4.5-5.5 0.39-0.43
2003 130 3.5-4.0 0.35-0.40
2004 90 1.6-3.0 0.25-0.40
2007 65 1.5-2.0 0.20-0.35
2009 45 1.0-1.4 0.20-0.35
TABLE I
EVOLUTION OF NANOMETER CMOS CHARACTERISTICS [3]
Our proposed method provides a compact analytical inverter
delay model dependent from process parameters and load
capacitance. In a first step we model the drain saturation
current IDnSat (this current is sufficient for fast input ramps
which will be the focus in this paper) as a function of process
parameters. Then the effect of load capacitance on delay is
investigated. By using the Curve Fitting Toolbox of Matlab
[11] then we derive an analytical formula for the inverter delay
dependent from IDnSat and load.
The rest of the paper is organized as follows. In the next
Section we review the technical background of inverter delay
modeling. In Section III we demonstrate the procedure for
obtaining an analytical saturation drain current followed by our
analytical inverter delay model in Section IV. The experimental
results are presented in Section V and finally we conclude in
Section VI.
II. PRELIMINARIES
A. Theoretic Basics of Delay Modeling
The average propagation delay td of a CMOS inverter
driving a load capacitance CL (Figure 1) is calculated by:
td =
tpHL + tpLH
2
(1)
where both components tpHL and tpLH are computed by
tout50 − tin50 [15]. tout(in)50 refers to the time at which
the output (input) voltage level reaches half of VDD. When
applying a rising input ramp the load capacitance is discharged
by the drain current IDn as shown in Figure 1. The solution
of the differential equation
CL · dVout
dt
= IDn (2)
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Fig. 1. CMOS-inverter with load CL which is discharged through nMOS
transistor for a rising input ramp
yields the fall-delay tpHL.
Under the assumption of a sufficient fast rising input ramp
we can approximate IDn with the drain saturation current
IDnSat. Then we have [9]
tpHL =
CL · VDD
2 · IDnSat (3)
IDnSat is given according to [8]
IDnSat =
1
2
· µ0r
tox
· W
L
· (VGS − Vth)α · (1 + λVDS) (4)
with µ as the electron mobility, tox as the oxide thickness
and Vth as the threshold-voltage. W is the channel-width, L
the channel-length, λ the channel-length modulation factor
and α the velocity saturation index. These parameters refer
to the nMOS transistor. VDS , VGS are the drain-source and
gate-source voltage.
For deriving tpLH when applying a falling input ramp CL
will be charged by IDp of the pMOS transistor. Therefore the
pMOS transistor parameters are needed. In the following we
want to focus on tpHL but our method is also applicable for
tpLH .
B. Determination of Drain Current: Mismatch between ana-
lytical model and SPICE simulation
An accurate drain current model is crucial for an exact gate
delay. A comparison between the analytical drain saturation
current in eq.(4) and SPICE simulation is quite difficult due
to the highly complex relationships between model parameters
for SPICE and physical parameters used in eq.(4) [12].
Feeding the SPICE simulator with the model parameters as
in Table II-B we get the following IDn − VDS characteristics
of the nMOS transistor for different widths (see Figure 2).
Parameter for eq.(4) for SPICE value
(physical parameter) (model parameter)
mobility µ U0 550 cm
2
V s
threshold-voltage Vth V TH0 0.4V
oxide thickness tox TOXE 3.0nm
channel-length Leff L 90nm
TABLE II
MODEL PARAMETERS FOR SPICE AND PROCESS PARAMETERS
Fig. 2. IDn − VDS characteristics of nMOS transistor dependent from
transistor width W
As for the gate delay computation with fast input ramps
only the saturation drain current IDnSat is important we take
IDnSat for VGS = VDS = VDD = 1.2V from these curves
and compare them to the analytical IDnSat. From Figure 3 we
can conclude:
Fig. 3. IDnSat with SPICE and eq.(4) (left), dependency of IDnSat on
channel width W (right)
• The different nature of physical parameters (used in
eq.(4)) and the model parameters for SPICE cannot be
neglected. The model parameters, such as U0 or V TH0
must be converted to effective parameters like µ and Vth
in order to use the analytical model. Such complicated
equations as described in the BSIM4 manual [12] with
more than 200 model parameters may lead to an imprac-
tical delay model.
• The dependency of IDnSat from parameters is quite more
difficult as stated in eq.(4). For example there is no real
linear dependency from the channel width W as seen
in the right part of Figure 3. This is also for other
parameters.
Many papers use the transconductance parameter K
empirical achieved by SPICE simulation (e.g. [7]) for their
analytical models. Though a resonable accuracy is reached the
dependency of K from process/model parameters is lost. To
overcome this problem in the following Section we suggest
a fitting-based approach to get an analytical expression for
IDnSat, which preserves the dependency on process/model
parameters.
III. ANALYTICAL DRAIN SATURATION CURRENT
Starting with a specific technology node the following
steps yield the desired analytical drain current equation.
1. Generate a reference saturation drain current
IDnSat−R through SPICE simulation with refer-
ence values for the parameters TOXE, V TH0,
U0, L and W .
2. Specify an interval for each parameter by using
Table I or the Predictive Technology Model PTM
[10]. Subdivide each interval in equal steps, e.g.
L becomes a list (L1, L2, ..., Ln) consisting of n
different channel-lengths.
3. Generate a list of saturation drain currents for all
values within the list for one parameter through
SPICE simulation. All other parameters are set to
their reference values. Refering to L we get n
currents, denoted as IDnSat−L.
4. Start the Curve Fitting-Toolbox from Matlab with
the following inputs:
– x-data = ratio between varied parameter and
reference parameter, e.g. LLR
– y-data = ratio between simulated drain satura-
tion current and IDnSat−R, e.g.
IDnSat−L
IDnSat−R
Choose an appropriate fitting function for the inves-
tigated parameter, e.g. a quadratic fitting function
y1 is used for L which is illustrated in Figure 4.
5. Repeat the steps 3 and 4 for all other parameters.
From the toolbox we get the fitting functions de-
noted as y2, y3, y4, y5.
6. The formula for the analytical drain saturation
current is given as:
IDnSat−A = y1 · y2 · y3 · y4 · y5 · IDnSat−R (5)
IV. ANALYTICAL INVERTER DELAY
Now for computing the delay tpHL as described in Section
II we take the load capacitance CL into account. However
using the simple eq.(3) is problematic since IDnSat is not
really constant for the timing interval of discharging the load.
This is illustrated in Figure 5.
In order to work with our analytical drain saturation current
formula eq.(5), the following procedure is suggested.
Fig. 4. Quadratic fitting function y1 which fits
IDnSat−L
IDnSat−R
dependent from
L
LR
.
Fig. 5. Dependency of the drain-current IDn of the output voltage Vout
when discharging the load capacitance to VDD
2
• Simulate the delay tpHL with SPICE for the parameter
constellations as in Section III and different loads CL.
• Compute IDnSat−A using eq.(5) with these parameter
constellations.
• Start the Curve Fitting-Toolbox from Matlab with the
following inputs:
– x-data = IDnSat−A
– y-data = loads CL
– z-data = tpHL values after SPICE simulation
This means tpHL is a two-dimensional plane dependent
from drain current and load capacitance as illustrated in
Figure 6. By choosing an appropriate fitting function we
get the desired analytical model denoted as tpHL−A.
Note: A visual examination of a fitted curve/plane which is
displayed in the Curve Fitting App of Matlab should always be
the first step in the evaluation of the fitting quality. Beyond the
toolbox generates a Goodness-of-Fit Output, which provides
goodness-of-fit statistics like the sum of squares due to error
(SSE) or the root mean square error (RMSE) [11], [14].
Test No. Process/Model Parameters Simulated Delay (ps) Analytical Delay (ps) Maximum ErrorAverage Error
L(nm)W (µm)TOXE(nm)V TH0(V )U0( cm
2
V s
) (%) (%)
1 80.8 2.8 1.78 0.27 538 (13.4, 21.9, 38.1, 51.8, 73.4) (14.1, 22.5, 38.1, 51.9, 72.4) 5.0 1.8
2 80.8 2.8 2.40 0.37 540 (18.6, 32.0, 57.4, 80.0, 114.4) (17.9, 31.1, 55.9, 77.5, 111.3) 3.9 3.1
3 80.8 1.34 1.78 0.27 542 (19.5, 37.4, 71.2, 100.6, 146.4) (20.0, 37.8, 71.3, 100.1, 145.4) 2.5 1.0
4 80.8 4.65 1.78 0.27 538 (11.1, 16.1, 25.8, 34.3, 47.0) (11.1, 16.1, 25.7, 33.8, 46.6) 1.5 0.6
5 85.3 2.8 1.78 0.33 542 (15.2, 24.1, 42.3, 58.0, 82.2) (15.1, 25.4, 43.1, 59.1, 82.8) 5.1 2.0
6 85.3 1.34 1.62 0.37 542 (22.7, 43.0, 80.8, 114.0, 165.5) (22.8, 44.0, 83.9, 117.5, 170.5) 3.7 2.5
7 87.8 2.8 1.78 0.37 540 (15.9, 26.3, 46.2, 63.3, 89.9) (15.6, 26.3, 46.1, 63.4, 89.9) 1.9 0.4
8 87.8 1.34 1.78 0.27 538 (20.2, 38.6, 73.2, 103.5, 150.5) (21.1, 39.7, 74.9, 107.0, 153.0) 4.3 2.8
9 87.8 4.65 2.26 0.37 542 (14.4, 22.5, 37.0, 49.9, 69.6) (13.8, 21.2, 35.9, 48.5, 68.2) 6.1 4.0
10 89.3 2.8 2.07 0.30 538 (15.5, 26.1, 45.6, 62.7, 89.4) (15.6, 26.2, 45.9, 63.0, 89.6) 0.7 0.5
TABLE III
COMPARISON BETWEEN SPICE INVERTER DELAY AND ANALYTICAL DELAY MODEL FOR DIFFERENT PROCESS/MODEL PARAMETERS AND LOAD
CAPACITANCES
Fig. 6. Piecewise linear interpolant fitting function tpHL−A which fits tpHL
dependent from IDnSat−A and CL
V. EXPERIMENTAL RESULTS
A. Validation of drain current model
We start with specifying a list of values (valid for
a 90nm technology node) for each parameter as de-
scribed in Section III: L = (90, 88, 86, 84, 82)nm, W =
(1, 2, 3, 4, 5)µm, TOXE = (3, 2.5, 2, 1.6)nm, V TH0 =
(0.4, 0.35, 0.3, 0.25)V and U0 = (550, 540, 530, 520) cm
2
V s .
Then 22 SPICE simulations are needed to get the drain
saturation currents. Together with one additional simulation
for the reference drain current IDnSat−R (using the reference
values for the parameters according to Table II-B) Matlab’s
Curve Fitting Toolbox can be feeded. It turns out that for
each parameter a second order polynomial is an appropriate fit
with a RMSE below 0.01% in any case. Computing IDnSat−A
with eq.(5) with all possible combinations of the parameter
values listed above leads to 1600 different values. Randomly
we choose a subset of 25 testcases. Figure 7 illustrates the
quite good accordance of simulated and calculated saturation
drain currents. The maximum error is smaller than 7%, the
average error is 3.0%.
Fig. 7. Comparison between simulated and analytical drain saturation currents
B. Validation of inverter delay model
First we take the parameter settings for the mentioned 25
testcases and obtain 5 inverter delays tpHL due to CL =
(10, 20, 50, 100, 200)fF for each testcase by SPICE. Together
with the values of IDnSat−A for these testcases, Matlab’s
Curve Fitting Toolbox generates a piecewise linear interpolant
fit tpHL−A with 125 coefficients. Then we randomly generate
5 values for each parameter with the Matlab routine rand,
e.g.: lvar = (90nm− 10nm) · rand(5, 1) + 80nm. All values
are within the lists as specified in Section V.A. Also we use 5
different load capacitances in the interval [10, 200]fF , namely
(13, 37, 83, 123, 185)fF .
For each parameter combination and load capacitance we
compute the analytical inverter delay using the fitting function
tpHL−A. Overall we get 56 = 15625 values. In order to
avoid simulating each case with SPICE, we choose 10 dif-
ferent parameter combinations. For each combination SPICE
reports the delay for all five load capacitances. In Table III
it is illustrated that the maximum error between SPICE and
analytical model is about 6%. The average error for all cases
is less than 2%.
C. Comparison to other analytical models
Finally we want to evaluate the quality of recently published
inverter delay equations. As reference we use the simulated
SPICE delays for testcase No.1 and the loads CL as above.
Both the Sakurai-Newton (SN) delay metric and the Taur-
Ning (TN) delay metric from [8] underestimate the delay
compared to SPICE. This underestimation becomes smaller
with increasing loads. The delay TpHL from eq.(6) in [13] also
underestimates the inverter delay, however the underestimation
becomes smaller with decreasing loads. This is illustrated
in Figure 8. One can argue that in all cases this enormous
discrepancy is caused by the mismatch of model and process
parameters. But on the other hand a simple additional fitting
factor would not solve the problem due to its dependency on
CL.
Fig. 8. Comparison of delay metrics from [8], [13] and SPICE simulation
VI. CONCLUSION
In this paper we propose a novel analytical CMOS inverter
delay model. The main advantage of this approach compared
to previous related work is the more detailled study of the
drain current especially the transconductance parameter de-
pendent from process parameters. The model generation is
both simple because of curve fitting and - apart from some
necessary SPICE simulations - computationally inexpensive.
Furthermore our method is applicable to any technology node.
Experimental results for a wide range of different parameter
values and load capacitances have shown that the worst case
error is smaller than 7%. It is expected that our model is
suitable to consider process variations in future technologies.
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